**CURRICULUM VITAE**

**Gulfjobseeker.com CV No:** **672012**

**Mobile** +971505905010cvdatabase[@]gulfjobseeker.com

To contact this candidate use this link

<http://www.gulfjobseeker.com/feedback/contactjs.php>

.

**WORK EXPERIENCE:**

I have 3+ years of experience in the field of Electronics Design mainly involved with Digital and Analogue domain. I have worked on Simulation, Test, Hardware implementation and Prototyping of FPGAs, CPLDs and ASICs and physical layout of Chip Designs using design and schematic capturing tool for blue print diagrams, Hardware designs and Software developments.

I have also worked on Analogue designs for SMPS, DC-DC and AC-DC convertors, Sigma Delta modulators, Op-Amps, SCR’s, and basic circuitry.

**Sept 2009 - till date:** Worked on contract roles.

Baltimore and Associates (10 months contract role, April 2010 till Feb 2011):

Worked on CPLDs and Prototyping of UART.

Worked on RTL and Gate level Designs for semi custom designs under Xilinx with Mentor Graphics for simulation and testing with Leonardo spectrum on synthesis.

Strictly involved in CPDs (continuous professional development courses) and short courses for FPGA and ASICS development designs.

**Orbital Electronics** (2005 Sept - 2009 Sept): **Design and test engineer**

**Responsibilities and work Objectives:**

The company works on freelance scheme in order to provide the market the easy and appropriate solutions, we worked on small and semi customs designs for Digital and Analogue projects requiring 4 to 5 engineers with a team leader and a project manager.

**Job Profile and Achievements:**

* FPGA and PLDS design with Mentor Graphics with detailed RTL design using VHDL. The place and route would be assigned on XILINX’s board as the back end operation.
* Drawing test benches for the respective projects and simulating the individual blocks.
* PCB design of moving Averager for an FIR and an IIR filters (using Chipwise and Microwind software authorised by University of Kent).
* DSP basic design include: filter banks, telephone keypad.
* Area of expertise: Part time consultant for electronics testing. Undertaking major tests factors online for testing, perturbing the major faults, assigning deep insight and thorough results to be taken as measured duty.
* Basic designs of up and down counters controlled by a controller using Moore’s law. The design and implementation was carried out on MATLAB & SIMULINK for behaviour aspects and measurements.

(2001 Aug -2004 July): **Trainee** **Design Engineer.**

**Work profile and Achievements:**

* Detailed design of Digital and Analogue circuits with improved power adaptation. Design of DSP processors such as WDF (Wave Digital Filter), TDL (Tapped Delay Line) and TDA (Tapped Delay and Accumulate), simulating and synthesising the models and comparing the behavioural aspects, with Mentor graphics using XILINX Spartan-3 ISE.
* Chip design for a moving parts using ModelSim (project includes detailed design of respective block designing) including input keyboard, RAM, output decoder and the controller (with testability issues) on the same format of Mentor Graphics.
* Microcontrollers and microprocessor PIC designs including assembly language with PCB layouts.

**WHITE PAPERS EXPERIENCE:**

* I have also been involved in writing white papers for IET, EFY and various articles for electronics abstracts like sigma delta – fractional synthesisers, Interpolator , synthesis schemes etc.(Sept 2009 till date)
* I have 15 months teaching experience in **engineering subjects such as Mechanics and Maths. Graphics, Physics, Analogue Circuits and Network theory.**
* I undertake this opportunity to teach PCB based techniques on EFY Magazine- (**Electronics for You).**
* I have designed a number of **VHDL**-based projects related to **DSP processors** for digital communications e.g.: Wave digital filter, FFT processor design, image processing and interpolator schemes, brightness control and sorter for Image processing.

**TECHNICAL SKILLS:**

* **Highly Skilled in VHDL (FPGAdv 7.2, 7.6, 8.1 and 8.2), FPGA, CPLD and ASICS design with Mentor graphics, Leonardo spectrum for synthesis towards gate level design with RTL.**
* **VHDL, Simulation and Synthesis on ModelSim, with test-bench issues and gating logic. Hardware implementation and prototyping on XILINX Spartan-3 (Similar applications with Quartus, Altera and Cyclone).**
* **Real time C and C++ projects: Bubble sorting, DRAM array design using pointers, Traffic control using microprocessors 8085/86, micro-controllers-PICs and RISCs on PCB design.**
* **MATLAB (8.1 and 8.4), C, C++ with OOPS,**
* **DSP projects: WDF (Wave digital filter) design, Interpolator design, Sorter in image processing using MATLAB and SIMULINK.**
* **VLSI projects: IC design for a moving robot, Controller design, Multipliers, Fire wire for USB ports, Sigma-delta modulator with power adaptation using FPGAdv 8.2, Chip wise and MATLAB and VHDL.**
* **Control system design, studies of transducers, network theory and electronics and process instrumentation, design and coding of micro-controllers.**
* **JavaScript for E-Commerce and Website development worked with XHTML, DHTML, ASP.net and PHP.**
* **Hands on Windows XP, Windows 98, Microsoft Word, PowerPoint, Excel and Adobe Photoshop.**
* **I was short listed for Foundation programme selected by FELT (Foundation Of Effective Learning Techniques)**
* **Languages: English, Arabic**.
* **Official owner of the website www.soc-engineers.co.uk**

**QUALIFICATION:**

* **MSc. SoC Design for DSP and Communications (2009)—University of Westminster**
* **Dip Telecommunication (2004)--------HCU**
* **BEng/BTECH. Electronics and Instrumentation (2002)------Osmania university**

**PROFESSIONAL ORGANIZATIONS:**

|  |  |
| --- | --- |
| IET / IEEE | Member –Associate |
| EFY (ELECTRONICS FOR YOU) | Member |
| MATHWORKS | Member |